

ABSTRACT OF THE DISCLOSURE

A DDR apparatus is provided that includes a pattern generating device to generate a clock test pattern and a data test pattern and buffer devices to receive the clock test pattern and the data test pattern. A pattern checking device checks patterns received from the buffer devices. Clock generating logic controls a clock for the clock test pattern and a clock for the data test pattern.

219.40219X00 P12002